

I claim:

1. A system that includes
a first pulse train input to a switch having a repeating high value and low value at a first frequency, and a transition from the low value to the high value having a first edge sharpness;
a second pulse train input to the switch in synchronization with the first pulse train having a repeating high value and low value at a second frequency lower than the first frequency;
the switch selecting an output from one of the first pulse train and the second pulse train to create an output pulse train appropriate to transition fault test an integrated circuit, depending upon a selection signal having a determined pulse train input to the switch;
the selection signal in synchronization with the first pulse train;
wherein the switch switches from the second pulse train to the first pulse train and substantially maintains the first edge sharpness of the first pulse train, and from the first pulse train to the second pulse train, during a low value of both the first and the second pulse train.
2. The system as defined in claim 1 further including
a signal input to the switch having the substantially low value;
the switch selecting an output from one of the first pulse train input, the second pulse train input, and the third input, depending upon the selection signal;
wherein the switch switches from the second pulse train to the first pulse train by switching from the second pulse train to the signal to the first pulse train.
3. The system as defined in claim 1 further including

a signal input to the switch having substantially the low value;
the switch selecting an output from one of the first pulse train input, the second pulse train input, and the third input, depending upon the selection signal;
wherein the switch switches from the first pulse train to the second pulse train by switching from the first pulse train to the signal to the second pulse train.

4. The system as defined in claim 1 wherein the selection signal consists of one of:
a third pulse train and a fourth pulse train; and
a third pulse train.

5. The system as defined in claim 1 further including
an edge placement accuracy improvement circuit to improve the edge placement accuracy of an input pulse train;
wherein the output of the edge placement accuracy improvement circuit has substantially the edge placement accuracy of the first pulse train, and the edge placement accuracy improvement circuit is coupled between the input pulse train and the switch; and
the input pulse train.

6. The system as defined in claim 5 further including a pulse train alignment circuit to align the first pulse train with the second pulse train, wherein the pulse train alignment circuit is coupled to at least one of the input pulse train-first pulse train path and the second pulse train path.

1 7. The system as defined in claim 1 further including
2 a frequency changing circuit to one of multiply and divide the frequency of an input pulse
3 train, wherein the output of the frequency changing circuit has substantially the frequency of the
4 first pulse train, and the frequency changing circuit is coupled between the input pulse train and
5 the switch; and
6 the input pulse train.

1 8. The system as defined in claim 7 further including a pulse train alignment circuit coupled
2 to at least one of the input pulse train-first pulse train path and the second pulse train path to
3 align the first pulse train with the second pulse train.

1 9. The system as defined in claim 1 further including
2 a circuit that includes an edge placement accuracy improvement circuit and frequency
3 changing circuit to both improve the edge placement accuracy of an input pulse train and one of
4 multiply and divide the frequency of an input pulse train, wherein the output of the circuit has the
5 edge placement accuracy and the frequency of the first pulse train, and the circuit is coupled
6 between the input pulse train and the switch; and
7 the input pulse train.

1 10. The system as defined in claim 9 further including a pulse train alignment circuit coupled
2 to at least one of the input pulse train-first pulse train path and the second pulse train path to
3 align the first pulse train with the second pulse train.

1 11. The system as defined in claim 1 further including
2 a pulse train alignment circuit to align the selection signal with at least one of the second
3 pulse train and the first pulse train.

1 12. The system as defined in claim 1 further including
2 a signal conditioning circuit to translate the voltage level of an output of the switch; and
3 the output of the switch.

1 13. A method that comprises:
2 inputting a first signal having a predetermined pulse train pattern into an input port of a
3 switch at a frequency to load and unload a scan chain of a circuit under test;
4 inputting a second signal having a predetermined pulse train pattern into an input port of
5 the switch at a functional frequency and edge sharpness to provide a transition fault testing input
6 to the circuit under test;
7 inputting at least one third signal into a selection port of the switch, the third signal
8 having pulse values determined to select a pulse from at least the first signal and the second
9 signal to provide the switch output to the circuit under test having in sequence a first signal
10 portion to load and unload the scan chain, and the second signal portion to exercise the circuit
11 under test having substantially the edge sharpness of the second signal.

1 14. The method as defined in claim 13 wherein the selection signal is in synchronization with
2 the second signal.

1 15. The method defined in claim 13 further including the third signal determining the switch
2 output by switching from the first signal to the second signal during a low value of both the first
3 and the second pulse train.

1 16. The method as defined in claim 13 further including:
2 inputting a fourth signal having a substantially low value into an input port of the switch;
3 the third signal having pulse values determined to select a pulse between at least the first
4 signal, the second signal, and the third signal; and
5 wherein said selecting determines a transition from the first signal to the second signal,
6 that includes a transition from the first signal to the third signal to a low value of the second
7 signal.

1 17. The method as defined in claim 13 further including:
2 inputting a fourth signal having a substantially low value into an input port of the switch;
3 the third signal having pulse values determined to select a pulse between at least the first
4 signal, the second signal, and the third signal; and
5 wherein said selecting determines a transition from the second signal to the first signal,
6 that includes a transition from the second signal to the third signal to a low value of the first
7 signal.

1 18. The method as defined in claim 13 further including forming the second signal by
2 inputting a signal having a less sharp edge into an edge placement accuracy improvement circuit.

1 19. The method as defined in claim 13 further including forming the second signal by
2 inputting a signal having a lower frequency into a frequency multiplication circuit.

1 20. The method as defined in claim 13 further including aligning the first signal and the
2 second signal.

1 21. The method as defined in claim 13 including aligning the second signal and the third
2 signal.

1 22. The method as defined in claim 13 including adjusting the voltage value of the switch
2 output to the voltage value of the circuit under test.

1 23. A system that includes:

2 a first pulse train at a frequency adequate to load and unload at least one scan chain of an
3 integrated circuit input to a switch;

4 a second pulse train in synchronization with the first pulse train having a frequency and
5 pulse edge sharpness adequate to test the propagation time of an integrated circuit core at

6 functional at-frequency rates input to the switch;

7 the switch that dynamically outputs alternatively a portion of the first pulse train or the

8 second pulse train as an output, based on an input from an at least one selection signal; and

9 the selection signal defined for the switch to output a signal to the scan chains to load and

10 unload the scan chains and to transition fault test the integrated circuit core.

1 24. The system as defined in claim 23 further including:
2 a signal having a substantially low value input to the switch wherein the switch outputs
3 alternatively the first pulse train portion or the second pulse train portion or the signal as an
4 output, based on an input from the selection signal;
5 the switch switches the output from the second pulse train to the first pulse train by
6 switching from the second pulse train to the signal to the first pulse train; and
7 the switch switches the output from the first pulse to the second pulse train by switching
8 from the first pulse train to the signal to the second pulse train.

1 25. The system as defined in claim 23 further including an input pulse train and at least one
2 of:
3 a smoothing circuit to improve the edge placement accuracy of the input pulse train,
4 wherein the output of the smoothing circuit has the edge placement accuracy of the second pulse
5 train, and the smoothing circuit is coupled between the input pulse train and the switch; and
6 a frequency changing circuit to one of multiply and divide the frequency of the input
7 pulse train, wherein the output of the frequency changing circuit is the first pulse train, and the
8 frequency changing circuit is coupled between the input pulse train and the switch.

1 26. The system as defined in claim 25 further including
2 an alignment circuit coupled to at least one of the input pulse train-second pulse train
3 path and the first pulse train path to align the first pulse train with the second pulse train.

1 27. The system as defined in claim 23 further including

2 a calibration circuit to align the selection signal with at least one of the first and second
3 signal.

1 28. The system as defined in claim 23 wherein the selection signal is in synchronization with
2 at least one of the first signal and the second signal